

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/866,269	05/25/2001		Sasan Cyrusian	10808/27	5524
757	7590 11/04/2003			EXAMINER	
		LSON & LIONE	COX, CASSANDRA F		
P.O. BOX 10395 CHICAGO, IL 60611				ART UNIT	PAPER NUMBER
omenco,			2816		

DATE MAILED: 11/04/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
Office Antique Comments	09/866,269	CYRUSIAN, SASAN					
Office Action Summary	Examiner	Art Unit					
	Cassandra Cox	2816					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status							
1)⊠ Responsive to communication(s) filed on <u>08/1</u>	<u>1/03</u> .						
2a)☐ This action is FINAL . 2b)⊠ Thi	s action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) Claim(s) 1-14 and 17-19 is/are pending in the application.							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5)⊠ Claim(s) <u>7-14 and 17-19</u> is/are allowed.							
6) Claim(s) 1-4 is/are rejected.							
7)⊠ Claim(s) <u>5 and 6</u> is/are objected to.							
8) Claim(s) are subject to restriction and/or election requirement. Application Papers							
9)☐ The specification is objected to by the Examiner.							
10)⊠ The drawing(s) filed on <u>25 May 2001</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.							
If approved, corrected drawings are required in reply to this Office action.							
12)☐ The oath or declaration is objected to by the Examiner.							
Priority under 35 U.S.C. §§ 119 and 120							
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a) All b) Some * c) None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).							
a) ☐ The translation of the foreign language provisional application has been received. 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.							
Attachment(s)							
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 8.	5) Notice of In	ummary (PTO-413) Paper No(s) formal Patent Application (PTO-152)					

DETAILED ACTION

- 1. Applicant's arguments, see pages 8-10, filed 08/11/03, with respect to claims 1-14 and 16-19 (in association with the Du and Proebsting references) have been fully considered and are persuasive. The rejection of claims 1-14 and 16-19, with respect to Du and Proebsting has been withdrawn.
- 2. Applicant's arguments filed 08/11/03 with respect to Mizuno have been fully considered but they are not persuasive. The 102 rejection with respect to claims 1-4 has been changed to a 103 obviousness rejection.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mizuno (U.S. Patent No. 6,414,556).

In reference to claim 1, Mizuno discloses in Figure 4 a differential controlled delay unit (102), comprising: a first amplifier (MP₃₅, MP₃₆) having a first and second transistor connected as a two-transistor positive amplifier, wherein a gate of the first transistor (MP₃₅) is connected to a drain of the second transistor (MP₃₆) and a gate of the second transistor (MP₃₆) is connected to a drain of the first transistor (MP₃₅); and a second amplifier (MN₃₃, MN₃₄) having a third and fourth transistor, wherein a differential input voltage is connected to gates of the second amplifier transistors (MN₃₃, MN₃₄), and a control input and power supply voltage (206) is connected to sources of the first

amplifier (MP₃₅, MP₃₆). Mizuno does not disclose a drain of the third and fourth transistors connected to a drain of the first and second transistors to form output terminals. It is well known to one skilled in the art that circuits may have multiple output taps, dependent on the desired outcome and the particular environment. It would have been obvious to one skilled in the art at the time of the invention the drain of MP₃₅ could be tapped off as an output of the circuit in addition to the output (203) of MP₃₆ for the advantage of being able to output the low level of the output signal (in other words to generate an output that is the opposite of the one being generated on output 203). The same applies to claim 4, wherein a control input and supply voltage (207) is connected to the sources of the second amplifier (MN₃₃, MN₃₄).

In reference to claim 2, Mizuno also discloses in Figure 4 that the first amplifier transistors (MP₃₅, MP₃₆) are PMOS transistors and the second amplifier transistors (MN₃₃, MN₃₄) are NMOS transistors.

In reference to claim 3, Mizuno also discloses in Figure 4 that a positive supply voltage (206) is connected to the first amplifier (MP₃₅, MP₃₆) and a negative supply voltage (207) is connected to the second amplifier (MN₃₃, MN₃₄), see column 8, lines 32-36.

Allowable Subject Matter

- 5. Claims 7-14 and 17-19 are allowed.
- 6. Claims 5-6 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

- 7. The following is a statement of reasons for the indication of allowable subject matter: Claim 5 would be allowable because the closest prior art of record fails to disclose a circuit as shown in Figure 4A wherein the first amplifier transistors (76, 78) are NMOS transistors and the second amplifier transistors (72, 74) are PMOS transistors in combination with the rest of the limitations of the base claims and any intervening claims. Claim 6 would be allowable because the closest prior art of record fails to disclose a circuit as shown in Figure 4A wherein a positive supply voltage (Vpos) is connected to the second amplifier (72 and 74) and a negative supply voltage (Vneg) is connected to the first amplifier (76 and 78) in combination with the rest of the limitations of the base claims and any intervening claims.
- 8. The following is an examiner's statement of reasons for allowance: Claims 7-14 and 17-19 are allowed because the closest prior art of record fails to disclose a circuit as shown in Figure 5 wherein a voltage controlled oscillator comprises a first delay unit (82) and a second delay unit (84), each further comprising four transistors (86, 88, 90, and 92), having the specific connections as called for in the claims. Further, the closest prior art of record, Mizuno, fails to disclose any motivation for substituting the converter of figure 4 as a delay unit in a voltage controlled oscillator in combination with the rest of the limitations of the base claims and any intervening claims.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Response to Arguments

9. Applicant's arguments filed 08/11/03 with respect to the Du and Proebsting references has been found persuasive. Therefore, the rejection with respect to these two references has been withdrawn because they fail to show a four-transistor differential controlled delay unit. Applicant's arguments with respect to Mizuno have been fully considered but they are not persuasive. Applicant's argument that Mizuno does not disclose a delay unit is not persuasive because the circuit of Mizuno is seen to inherently generate a delay. Further, since there is no structural difference between applicant's claimed circuit and the circuit of Mizuno, both circuits are seen to perform the same operation. In response to applicant's assertion that the circuit is a sixtransistor circuit, the examiner points out that the transistors MP₃₂ and MN₃₁ are not considered to be a part of the circuit because these transistors (MP₃₂ and MN₃₁) form an inverter whose only purpose is to invert the signal on line 208 to generate the differential input being provided to the fourth transistor (MN₃₄) of the second amplifier. Therefore, the rejection of claims 1-4 stands.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cassandra Cox whose telephone number is 703-306-5735. The examiner can normally be reached on Monday-Thursday from 8:00 AM to 5:30 PM and on alternate Fridays from 8:00 AM to 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (703)-308-4876. The fax phone numbers for the organization where this application or proceeding is assigned are 703-

872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

October 31, 2003

TIMOTHYP: CALLAHAN SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800